Michal Staniewski, Andrzej Pfitzner. Compact DC model of a JVeSFET transistor with reduced number of empirical parameters. In 22nd International Conference Mixed Design of Integrated Circuits & Systems, MIXDES 2015, Torun, Poland, June 25-27, 2015. pages 470-475, IEEE, 2015. [doi]
Abstract is missing.