Minimal Complexity Hierarchical Loop Representations of SFG Processors for Optimal High Level Synthesis

Andrew Stone, Elias S. Manolakos. Minimal Complexity Hierarchical Loop Representations of SFG Processors for Optimal High Level Synthesis. In 12th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP 2000), 10-12 July 2000, Boston, MA, USA. pages 92-102, IEEE Computer Society, 2000. [doi]

Abstract

Abstract is missing.