Performance evaluation of 3-D stacked 32-bit parallel multipliers

Jubee Tada. Performance evaluation of 3-D stacked 32-bit parallel multipliers. SIGARCH Computer Architecture News, 41(5):89-94, 2013. [doi]

Abstract

Abstract is missing.