Design and verification using high-level synthesis

Andrés Takach. Design and verification using high-level synthesis. In 21st Asia and South Pacific Design Automation Conference, ASP-DAC 2016, Macao, Macao, January 25-28, 2016. pages 198-203, IEEE, 2016. [doi]

Abstract

Abstract is missing.