A design support tool set for asynchronous circuits with bundled-data implementation on FPGAs

Keitaro Takizawa, Shunya Hosaka, Hiroshi Saito. A design support tool set for asynchronous circuits with bundled-data implementation on FPGAs. In 24th International Conference on Field Programmable Logic and Applications, FPL 2014, Munich, Germany, 2-4 September, 2014. pages 1-4, IEEE, 2014. [doi]

Authors

Keitaro Takizawa

This author has not been identified. Look up 'Keitaro Takizawa' in Google

Shunya Hosaka

This author has not been identified. Look up 'Shunya Hosaka' in Google

Hiroshi Saito

This author has not been identified. Look up 'Hiroshi Saito' in Google