Characterizing the L1 Data Cache s Vulnerability to Transient Errors in Chip-Multiprocessors

Li Tang, Shuai Wang, Jie Hu, Xiaobo Sharon Hu. Characterizing the L1 Data Cache s Vulnerability to Transient Errors in Chip-Multiprocessors. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011, 4-6 July 2011, Chennai, India. pages 266-271, IEEE Computer Society, 2011. [doi]

Abstract

Abstract is missing.