Toru Tanzawa, Yoshinori Takano, Kentaro Watanabe, Shigeru Atsumi. High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories. J. Solid-State Circuits, 37(10):1318-1325, 2002. [doi]
Abstract is missing.