Chen Kong Teh, Tetsuya Fujita, Hiroyuki Hara, Mototsugu Hamada. A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS. In IEEE International Solid-State Circuits Conference, ISSCC 2011, Digest of Technical Papers, San Francisco, CA, USA, 20-24 February, 2011. pages 338-340, IEEE, 2011. [doi]
Abstract is missing.