Technology mapping for low power in logic synthesis

Vivek Tiwari, Pranav Ashar, Sharad Malik. Technology mapping for low power in logic synthesis. Integration, 20(3):243-268, 1996. [doi]

Abstract

Abstract is missing.