A 100-Gb/s-Physical-Layer Architecture for Higher-Speed Ethernet for VSR and Backplane Applications

Hidehiro Toyoda, Shinji Nishimura, Michitaka Okuno, Matsuaki Terada. A 100-Gb/s-Physical-Layer Architecture for Higher-Speed Ethernet for VSR and Backplane Applications. IEICE Transactions, 90-C(10):1957-1963, 2007. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.