A 100 Gb/s and High-Reliable Physical-Layer Architecture for VSR and Backplane Ethernet

Hidehiro Toyoda, Michitaka Okuno, Shinji Nishimura, Matsuaki Terada. A 100 Gb/s and High-Reliable Physical-Layer Architecture for VSR and Backplane Ethernet. In Proceedings of IEEE International Conference on Communications, ICC 2008, Beijing, China, 19-23 May 2008. pages 5417-5421, IEEE, 2008. [doi]

Authors

Hidehiro Toyoda

This author has not been identified. Look up 'Hidehiro Toyoda' in Google

Michitaka Okuno

This author has not been identified. Look up 'Michitaka Okuno' in Google

Shinji Nishimura

This author has not been identified. Look up 'Shinji Nishimura' in Google

Matsuaki Terada

This author has not been identified. Look up 'Matsuaki Terada' in Google