An Efficient Hardware Architecture for Packet Re-sequencing in Network Processors MPSoCs

Shadi Traboulsi, Michael Meitinger, Rainer Ohlendorf, Andreas Herkersdorf. An Efficient Hardware Architecture for Packet Re-sequencing in Network Processors MPSoCs. In Antonio Núñez, Pedro P. Carballo, editors, 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2009, 27-29 August 2009, Patras, Greece. pages 11-18, IEEE Computer Society, 2009. [doi]

Abstract

Abstract is missing.