A Power Efficient Neural Network Implementation on Heterogeneous FPGA and GPU Devices - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Yuexuan Tu, Saad Sadiq, Yudong Tao, Mei-Ling Shyu, Shu-Ching Chen. A Power Efficient Neural Network Implementation on Heterogeneous FPGA and GPU Devices. In 20th IEEE International Conference on Information Reuse and Integration for Data Science, IRI 2019, Los Angeles, CA, USA, July 30 - August 1, 2019. pages 193-199, IEEE, 2019. [doi]

The following publications are possibly variants of this publication:

FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional ActivationsYichi Zhang, Junhao Pan, Xinheng Liu, Hongzheng Chen, Deming Chen, Zhiru Zhang. fpga 2021: 171-182 [doi]

N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing CoresYu Gong, Zhihan Xu, Zhezhi He, Weifeng Zhang, Xiaobing Tu, Xiaoyao Liang, Li Jiang. fpga 2022: 112-122 [doi]

runs on WebDSL