A Timing Model for VLSI CMOS Circuits Verification and Optimization

Luís Felipe Uebel, Sergio Bampi. A Timing Model for VLSI CMOS Circuits Verification and Optimization. In ISCAS. pages 439-442, 1994.

Abstract

Abstract is missing.