Pramodchandran N. Variyam, Junwei Hou, Abhijit Chatterjee. Test Generation for Analog Circuits Using Partial Numerical Simulation. In 12th International Conference on VLSI Design (VLSI Design 1999), 10-13 January 1999, Goa, India. pages 597-602, IEEE Computer Society, 1999. [doi]
Abstract is missing.