A CAD assisted design and optimisation methodology for over-voltage ESD protection circuits

Vesselin K. Vassilev, Vladislav A. Vashchenko, Philippe Jansen, B. J. Choi, A. Concannon, J. J. Yang, Guido Groeseneken, M. I. Natarajan, M. ter Beek, P. Hopper, Michiel Steyaert, H. E. Maes. A CAD assisted design and optimisation methodology for over-voltage ESD protection circuits. Microelectronics Reliability, 44(9-11):1885-1890, 2004. [doi]

Authors

Vesselin K. Vassilev

This author has not been identified. Look up 'Vesselin K. Vassilev' in Google

Vladislav A. Vashchenko

This author has not been identified. Look up 'Vladislav A. Vashchenko' in Google

Philippe Jansen

This author has not been identified. Look up 'Philippe Jansen' in Google

B. J. Choi

This author has not been identified. Look up 'B. J. Choi' in Google

A. Concannon

This author has not been identified. Look up 'A. Concannon' in Google

J. J. Yang

This author has not been identified. Look up 'J. J. Yang' in Google

Guido Groeseneken

This author has not been identified. Look up 'Guido Groeseneken' in Google

M. I. Natarajan

This author has not been identified. Look up 'M. I. Natarajan' in Google

M. ter Beek

This author has not been identified. Look up 'M. ter Beek' in Google

P. Hopper

This author has not been identified. Look up 'P. Hopper' in Google

Michiel Steyaert

This author has not been identified. Look up 'Michiel Steyaert' in Google

H. E. Maes

This author has not been identified. Look up 'H. E. Maes' in Google