Miroslav N. Velev. Using Abstraction for Efficient Formal Verification of Pipelined Processors with Value Prediction. In 7th International Symposium on Quality of Electronic Design (ISQED 2006), 27-29 March 2006, San Jose, CA, USA. pages 51-56, IEEE Computer Society, 2006. [doi]
Abstract is missing.