On Maximizing Decoupling Capacitance of Clock-Gated Logic for Robust Power Delivery

Arunkumar Vijayakumar, Vinay C. Patil, Sandip Kundu. On Maximizing Decoupling Capacitance of Clock-Gated Logic for Robust Power Delivery. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014, Tampa, FL, USA, July 9-11, 2014. pages 510-515, IEEE, 2014. [doi]

Abstract

Abstract is missing.