Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Julio Villalba-Moreno, Javier Hormigo. Floating Point Square Root under HUB Format. In 2017 IEEE International Conference on Computer Design, ICCD 2017, Boston, MA, USA, November 5-8, 2017. pages 447-454, IEEE Computer Society, 2017. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Digit Recurrence Floating-Point Division under HUB FormatJulio Villalba-Moreno. arith 2016: 79-86 [doi] Floating-Point Fused Multiply-Add under HUB FormatJavier Hormigo, Julio Villalba-Moreno, Sonia Gonzalez-Navarro. arith 2020: 1-8 [doi] Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems Under Round-to-NearestJavier Hormigo, Julio Villalba. tvlsi, 24(6):2369-2377, 2016. [doi]
The following publications are possibly variants of this publication: