Meghanad D. Wagh, Chien-In Henry Chen. High-level design synthesis with redundancy removal for high speed testable adders. In International Symposium on Circuits and Systems (ISCAS 1999), May 30 - June 2, 1999, Orlando, Florida, USA. pages 358-361, IEEE, 1999. [doi]
Abstract is missing.