The following publications are possibly variants of this publication:
- Customized Instruction on RISC-V for Winograd-Based Convolution AccelerationShihang Wang, Jianghan Zhu, Qi Wang, Can He, Terry Tao Ye. asap 2021: 65-68 [doi]
- RV-ESMC: Efficient Sparse Matrix Convolution Processor based on RISC-V Custom instructions for Edge PlatformsHuachen Zhang, Jianyang Ding, Bowen Jiang, Tianshuo Lu, Wei Xu, ZhiLei Chai. fccm 2025: 285 [doi]
- Flexible and Efficient Implementation of CRYSTALS-KYBER SIMD RISC-V Coprocessor Based on Customized Vector Instruction-Set ExtensionJiaming Zhang, Jiahao Lu, Dongsheng Liu, Aobo Li, Xiang Li, Shuo Yang, Ang Hu, Xuecheng Zou. asscc 2023: 1-3 [doi]