VEXP: A Low-Cost RISC-V ISA Extension for Accelerated Softmax Computation in Transformers - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Run Wang, Gamze Islamoglu, Andrea Belano, Viviane Potocnik, Francesco Conti 0001, Angelo Garofalo, Luca Benini. VEXP: A Low-Cost RISC-V ISA Extension for Accelerated Softmax Computation in Transformers. In IEEE 32nd Symposium on Computer Arithmetic, ARITH 2025, El Paso, TX, USA, May 4-7, 2025. pages 37-44, IEEE, 2025. [doi]

The following publications are possibly variants of this publication:

A Multi-level Compiler Backend for Accelerated Micro-kernels Targeting RISC-V ISA ExtensionsAlexandre Lopoukhine, Federico Ficarelli, Christos Vasiladiotis, Anton Lydike, Josse Van Delm, Alban Dutilleul, Luca Benini, Marian Verhelst, Tobias Grosser. CGO 2025: 163-178 [doi]

XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA ExtensionsAngelo Garofalo, Giuseppe Tagliavini, Francesco Conti 0001, Davide Rossi, Luca Benini. date 2020: 186-191 [doi]

Collective Communication for the RISC-V xBGAS ISA ExtensionBrody Williams, Xi Wang, John D. Leidel, Yong Chen. icppw 2019: [doi]

MiniFloats on RISC-V Cores: ISA Extensions With Mixed-Precision Short Dot ProductsLuca Bertaccini, Gianna Paulin, Matheus A. Cavalcante, Tim Fischer 0001, Stefan Mach, Luca Benini. tetc, 12(4):1040-1055, October - December 2024. [doi]

runs on WebDSL