The following publications are possibly variants of this publication:
- Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale packageYu-Chieh Huang, Bing-Yang Lin, Cheng-Wen Wu, Mincent Lee, Hao Chen, Hung-Chih Lin, Ching-Nen Peng, Min-Jer Wang. dac 2016: 58 [doi]
- Fan-out wafer level chip scale package testingHao Chen, Hung-Chih Lin, Min-Jer Wang. itc-asia 2017: 84-89 [doi]
- A novel power noise simulation methodology for chip design using Wafer Level Chip Scale PackagingYipin Wu, Zhigang Hao, Jingchun Han, Joy Tsai. vlsi-dat 2014: 1-4 [doi]
- Power saving and noise reduction of 28nm CMOS RF system integration using integrated fan-out wafer level packaging (InFO-WLP) technologyChuei-Tang Wang, Jeng-Shien Hsieh, Victor C. Y. Chang, En-Hsiang Yeh, Feng-Wei Kuo, Hsu-Hsien Chen, Chih-Hua Chen, Ron Chen, Ying-Ta Lu, Chewnpu Jou, Hao-Yi Tsai, C. S. Liu, Doug C. H. Yu. 3dic 2015: [doi]