An 80MHz-BW 31.9fJ/conv-step Filtering ΔΣ ADC with a Built-In DAC-Segmentation/ELD-Compensation 6b 960MS/s SAR-Quantizer in 28nm LP for 802.11ax Applications

Chi-Yun Wang, Jen-Huan Tsai, Sheng-Yuan Su, Jen-Che Tsai, Jhy-Rong Chen, Chih-Hong Lou. An 80MHz-BW 31.9fJ/conv-step Filtering ΔΣ ADC with a Built-In DAC-Segmentation/ELD-Compensation 6b 960MS/s SAR-Quantizer in 28nm LP for 802.11ax Applications. In IEEE International Solid- State Circuits Conference, ISSCC 2019, San Francisco, CA, USA, February 17-21, 2019. pages 338-340, IEEE, 2019. [doi]

Authors

Chi-Yun Wang

This author has not been identified. Look up 'Chi-Yun Wang' in Google

Jen-Huan Tsai

This author has not been identified. Look up 'Jen-Huan Tsai' in Google

Sheng-Yuan Su

This author has not been identified. Look up 'Sheng-Yuan Su' in Google

Jen-Che Tsai

This author has not been identified. Look up 'Jen-Che Tsai' in Google

Jhy-Rong Chen

This author has not been identified. Look up 'Jhy-Rong Chen' in Google

Chih-Hong Lou

This author has not been identified. Look up 'Chih-Hong Lou' in Google