A 52-Gb/s Sub-1pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects

Can Wang, Guang Zhu, Zhao Zhang, C. Patrick Yue. A 52-Gb/s Sub-1pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects. In 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019. pages 274, IEEE, 2019. [doi]

Abstract

Abstract is missing.