Cache Optimizations for Iterative Numerical Codes Aware of Hardware Prefetching

Josef Weidendorfer, Carsten Trinitis. Cache Optimizations for Iterative Numerical Codes Aware of Hardware Prefetching. In Jack Dongarra, Kaj Madsen, Jerzy Wasniewski, editors, Applied Parallel Computing, State of the Art in Scientific Computing, 7th International Workshop, PARA 2004, Lyngby, Denmark, June 20-23, 2004, Revised Selected Papers. Volume 3732 of Lecture Notes in Computer Science, pages 921-927, Springer, 2004. [doi]

Abstract

Abstract is missing.