2 SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Paul N. Whatmough, Sae Kyu Lee, Marco Donato, Hsea-Ching Hsueh, Sam Likun Xi, Udit Gupta, Lillian Pentecost, Glenn G. Ko, David M. Brooks, Gu-Yeon Wei. 2 SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators. In 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019. pages 34, IEEE, 2019. [doi]

This author has not been identified. Look up 'Paul N. Whatmough' in GoogleThis author has not been identified. Look up 'Sae Kyu Lee' in GoogleThis author has not been identified. Look up 'Marco Donato' in GoogleThis author has not been identified. Look up 'Hsea-Ching Hsueh' in GoogleThis author has not been identified. Look up 'Sam Likun Xi' in GoogleThis author has not been identified. Look up 'Udit Gupta' in GoogleThis author has not been identified. Look up 'Lillian Pentecost' in GoogleThis author has not been identified. Look up 'Glenn G. Ko' in GoogleThis author has not been identified. Look up 'David M. Brooks' in GoogleThis author has not been identified. Look up 'Gu-Yeon Wei' in Google

runs on WebDSL