Yi Wu, Weikang Qian. An efficient method for multi-level approximate logic synthesis under error rate constraint. In Proceedings of the 53rd Annual Design Automation Conference, DAC 2016, Austin, TX, USA, June 5-9, 2016. pages 128, ACM, 2016. [doi]
Abstract is missing.