Improve Yield and Quality Through Testability Analysis of VLSI Circuits

David M. Wu, Charles E. Radke, C. C. Beh. Improve Yield and Quality Through Testability Analysis of VLSI Circuits. In Proceedings International Test Conference 1984, Philadelphia, PA, USA, October 1984. pages 713-717, IEEE Computer Society, 1984.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.