Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks

Zhibin Xiao, Bevan M. Baas. Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks. IEEE Trans. VLSI Syst., 22(6):1377-1390, 2014. [doi]

Abstract

Abstract is missing.