Clustered Fault Tolerance TSV Planning for 3-D Integrated Circuits

Qi Xu, Song Chen, Xiaodong Xu, Bei Yu. Clustered Fault Tolerance TSV Planning for 3-D Integrated Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 36(8):1287-1300, 2017. [doi]

Abstract

Abstract is missing.