An experimental soft-error-immune 64-kbit 3-ns ECL bipolar RAM

Kunihiko Yamaguchi, Hiroaki Nanbu, Kazuo Kanetani, Noriyuki Homma, Tohru Nakamura, Kenichi Ohhata, Akihisa Uchida, Katsumi Ogiue. An experimental soft-error-immune 64-kbit 3-ns ECL bipolar RAM. J. Solid-State Circuits, 24(5):1390-1396, October 1989. [doi]

Authors

Kunihiko Yamaguchi

This author has not been identified. Look up 'Kunihiko Yamaguchi' in Google

Hiroaki Nanbu

This author has not been identified. Look up 'Hiroaki Nanbu' in Google

Kazuo Kanetani

This author has not been identified. Look up 'Kazuo Kanetani' in Google

Noriyuki Homma

This author has not been identified. Look up 'Noriyuki Homma' in Google

Tohru Nakamura

This author has not been identified. Look up 'Tohru Nakamura' in Google

Kenichi Ohhata

This author has not been identified. Look up 'Kenichi Ohhata' in Google

Akihisa Uchida

This author has not been identified. Look up 'Akihisa Uchida' in Google

Katsumi Ogiue

This author has not been identified. Look up 'Katsumi Ogiue' in Google