Masanao Yamaoka, Noriaki Maeda, Yasuhisa Shimazaki, Kenichi Osada. 65nm Low-Power High-Density SRAM Operable at 1.0V under 3σ Systematic Variation Using Separate Vth Monitoring and Body Bias for NMOS and PMOS. In 2008 IEEE International Solid-State Circuits Conference, ISSCC 2008, Digest of Technical Papers, San Francisco, CA, USA, February 3-7, 2008. pages 384-385, IEEE, 2008. [doi]