Hsiang-An Yang, Chao-Chang Chiu, Shin-Chi Lai, Jui-Lung Chen, Chih-Wei Chang, Che-Hao Meng, Ke-Horng Chen, Chin-Long Wey, Ying-Hsi Lin, Chao-Cheng Lee, Jian-Ru Lin, Tsung-Yen Tsai, Hsin-Yu Luo. 120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs. In Wolfgang Pribyl, Franz Dielacher, Gernot Hueber, editors, st European Solid-State Circuits Conference, Graz, Austria, September 14-18, 2015. pages 291-294, IEEE, 2015. [doi]
No reviews for this publication, yet.