An architecture design for anti-jamming circuit with low power and low area cost in high-precision GNSS receiver chip

Yuheng Yang, Xueyong Liu, Jie Chen. An architecture design for anti-jamming circuit with low power and low area cost in high-precision GNSS receiver chip. IEICE Electronic Express, 16(10):20190179, 2019. [doi]

Abstract

Abstract is missing.