The following publications are possibly variants of this publication:
- A digital bang-bang phase-locked loop with bandwidth calibrationChi-Huan Chiang, Chang-Cheng Huang, Shen-Iuan Liu. asscc 2015: 1-4 [doi]
- A 40-GHz Fast-Locked All-Digital Phase-Locked Loop Using a Modified Bang-Bang AlgorithmChao-Ching Hung, Shen-Iuan Liu. tcas, 58-II(6):321-325, 2011. [doi]
- A Digital Bang-Bang Phase-Locked Loop with Background Injection Timing Calibration and Automatic Loop Gain Control in 7NM FinFET CMOSTing-Kuei Kuan, Chin-Yang Wu, Ruei-Pin Shen, Chih-Hsien Chang, Kenny Hsieh, Mark Chen 0001. vlsic 2018: 179-180 [doi]