A low power NoC router using the marching memory through type

Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura. A low power NoC router using the marching memory through type. In 2014 IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XVII, Yokohama, Japan, April 14-16, 2014. pages 1-3, IEEE, 2014. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.