High-performance NTT architecture for large integer multiplication

Jheng-Hao Ye, Ming-Der Shieh. High-performance NTT architecture for large integer multiplication. In 2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, April 16-19, 2018. pages 1-4, IEEE, 2018. [doi]

Abstract

Abstract is missing.