A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR

Sang-Min Yoo, Tae-Hwan Oh, Jung-Woong Moon, Seung-Hoon Lee, Un-Ku Moon. A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR. In Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, CICC 2002, Orlando, FL, USA, May 12-15, 2002. pages 441-444, IEEE, 2002. [doi]

Abstract

Abstract is missing.