Efficient implementation of regular parallel adders for binary signed digit number representations

Eberhard Zehendner. Efficient implementation of regular parallel adders for binary signed digit number representations. Journal of Systems Architecture, 35(1-5):319-326, 1992. [doi]

Abstract

Abstract is missing.