High-speed architectures for parallel long BCH encoders

Xinmiao Zhang, Keshab K. Parhi. High-speed architectures for parallel long BCH encoders. In David Garrett, John Lach, Charles A. Zukowski, editors, Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, Boston, MA, USA, April 26-28, 2004. pages 1-6, ACM, 2004. [doi]

Abstract

Abstract is missing.