A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS - researchr publication

researchr

You are not signed in
Sign in
Sign up

Xiaoteng Zhao, Yong Chen 0005, Pui-In Mak, Rui Paulo Martins. A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap., 68(1):89-102, 2021. [doi]

Abstract is missing.

runs on WebDSL