High-level synthesis of triple modular redundant FPGA circuits with energy efficient error recovery mechanisms

Dimitris Agiakatsikas. High-level synthesis of triple modular redundant FPGA circuits with energy efficient error recovery mechanisms. PhD thesis, University of New South Wales, Sydney, Australia, 2019. [doi]

Abstract

Abstract is missing.