Constraint satisfaction modules: a methodology for analog circuit design

Piotr Mitros. Constraint satisfaction modules: a methodology for analog circuit design. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, USA, 2007. [doi]

Abstract

Abstract is missing.