Bertrand Le Gal, Caaliph Andriamisaina, Emmanuel Casseau. Bit-Width Aware High-Level Synthesis for Digital Signal Processing Systems. In 2006 IEEE International SOC Conference, Austin, Texas, USA, September 24-27, 2006. pages 175-178, IEEE, 2006. [doi]
Abstract is missing.