FLASH: Towards a High-performance Hardware Acceleration Architecture for Cross-silo Federated Learning - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Junxue Zhang 0001, Xiaodian Cheng, Wei Wang, Liu Yang, Jinbin Hu, Kai Chen 0005. FLASH: Towards a High-performance Hardware Acceleration Architecture for Cross-silo Federated Learning. In Mahesh Balakrishnan 0001, Manya Ghobadi, editors, 20th USENIX Symposium on Networked Systems Design and Implementation, NSDI 2023, Boston, MA, April 17-19, 2023. pages 1057-1079, USENIX Association, 2023. [doi]

This author has not been identified. Look up 'Junxue Zhang 0001' in GoogleThis author has not been identified. Look up 'Xiaodian Cheng' in GoogleThis author has not been identified. Look up 'Wei Wang' in GoogleThis author has not been identified. Look up 'Liu Yang' in GoogleThis author has not been identified. Look up 'Jinbin Hu' in GoogleThis author has not been identified. Look up 'Kai Chen 0005' in Google

runs on WebDSL