The following publications are possibly variants of this publication:
- A Memory-Efficient Hardware Architecture for Deformable Convolutional NetworksYue Yu, Jiapeng Luo, Wendong Mao, Zhongfeng Wang. sips 2021: 140-145 [doi]
- MDCYOLO: Improved YOLOv5 Algorithm with Modified Deformable ConvolutionKun Chen, Hongqiang Wang. icmlca 2023: 866-872 [doi]
- An Efficient Algorithm-Hardware Co-Design for Radar-Based Fall Detection With Multi-Branch ConvolutionsZixuan Ou, Bing Yu, Wen Bin Ye 0001. tcasI, 70(4):1613-1624, April 2023. [doi]
- Software/Hardware Co-Design Optimization for Sparse Convolutional Neural NetworksWei Hu, Yong Dong, Fang Liu, Qiang Jiao. SMC 2021: 2069-2074 [doi]
- Convolutional neural network acceleration with hardware/software co-designAndrew Tzer-Yeu Chen, Morteza Biglari-Abhari, Kevin I-Kai Wang, Abdesselam Bouzerdoum, Fok Hing Chi Tivive. apin, 48(5):1288-1301, 2018. [doi]