TLM modelling of 3D stacked wide I/O DRAM subsystems: a virtual platform for memory controller design space exploration

Matthias Jung 0001, Christian Weis, Norbert Wehn, Karthik Chandrasekar 0001. TLM modelling of 3D stacked wide I/O DRAM subsystems: a virtual platform for memory controller design space exploration. In Daniel Gracia PĂ©rez, Morteza Biglari-Abhari, Daniel Chillet, Gianluca Palermo, editors, Proceedings of the 2013 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO '13, 21 January, 2013, Berlin, Germany. pages 5, ACM, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.