Utilizing Dynamic Partial Reconfiguration to Reduce the Cost of FPGA Debugging

Islam Ahmed, Ahmed Kamaleldin, Hassan Mostafa, Ahmed Nader Mohieldin. Utilizing Dynamic Partial Reconfiguration to Reduce the Cost of FPGA Debugging. In 16th IEEE International New Circuits and Systems Conference, NEWCAS 2018, Montréal, QC, Canada, June 24-27, 2018. pages 205-208, IEEE, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.