VLSI implementation of an improved multiplier for FFT computation in biomedical applications - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Arathi Ajay, R. Mary Lourde. VLSI implementation of an improved multiplier for FFT computation in biomedical applications. In IEEE International Conference on Electro/Information Technology, EIT 2015, Dekalb, IL, USA, May 21-23, 2015. pages 6-12, IEEE, 2015. [doi]

The following publications are possibly variants of this publication:

VLSI Implementation of an Improved Multiplier for FFT Computation in Biomedical ApplicationsArathi Ajay, R. Mary Lourde. isvlsi 2015: 68-73 [doi]

runs on WebDSL